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Abstract     
三、 研究方法與成果 
This work presents a two-stage, fourth order, 
multi-stage, noise shaped (MASH) SDM and a 
new sigma-delta modulator (SDM) architecture 
for wide bandwidth applications. Low-distortion 
swing-suppressing SDM and interpolative SDM 
cascaded units are used together in these proposed 
SDMs. The resolution can be improved even 
under non-linearity effects by using the 
low-distortion swing-suppression technique. The 
interpolative SDM extends the signal bandwidth 
and represses the high-band noise. An 
experimental SDM was designed and simulated by 





































































響應圖 圖三  低諧波失真架構之串接式三角積分調變器之輸出頻率響應圖 
































































first stage (low-distortion, swing suppression SDM)

















透由 Matlab 運算以得到  power spectrum 和
SNDR 值。 
 





DR 87dB - 
PSNDR 81dB - 
SNR (12-bit 
resolution input) - 70dB 
BW 1.25MHz 1.25MHz
Fs 30MHz 30MHz 
OSR 12 12 
Pdiss 65mW ~65mW 
Vsupply 2.5v 















Supply Voltage 2.5V 
OSR 16 
Sampling ratio (MHz) 60 
SNDR (dB) 78 
Bandwidth(MHz) 3.84 
Power Consumption(mW) 40 
圖九  輸出頻率響應圖, Vin = 0 
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4.2.2 實測結果 
(1) 30MHz 取樣 
輸入為直流信號，取樣時脈為 30MHz，圖十
一為 matlab 統計及 FFT 分析後頻譜圖。 




















(2) 60MHz 取樣 
輸入為直流信號，取樣時脈為 60MHz，圖十
二為 matlab 統計及 FFT 分析後頻譜圖。 








































成；再者，在 IC 佈局時考量有所疏失，利用 poly
實現的電阻值過小，而導致會產生一大電流，
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